

**IEEE Xplore®**
RELEASE 1.4[Help](#) [FAQ](#) [Terms](#) [IEEE Peer Review](#)[Quick Links](#)[» Search Results](#)

Welcome to IEEE Xplore®

- ☐ Home
- ☐ What Can I Access?
- ☐ Log-out

Tables of Contents

- ☐ Journals & Magazines
- ☐ Conference Proceedings
- ☐ Standards

Search

- ☐ By Author
- ☐ Basic
- ☐ Advanced

Member Services

- ☐ Join IEEE
- ☐ Establish IEEE Web Account
- ☐ Access the IEEE Member Digital Library

Print Format

Your search matched **114** of **945031** documents.A maximum of **114** results are displayed, **50** to a page, sorted by **publication year** in **ascending** order.

You may refine your search by editing the current search expression or entering a new one the text box.

Then click **Search Again**.[Search Again](#)**Results:**Journal or Magazine = **JNL** Conference = **CNF** Standard = **STD****1 A 40K cache memory and memory management unit***Cho, J.; Jin Kaku;*

Solid-State Circuits Conference. Digest of Technical Papers. 1986 IEEE International, Volume: XXIX, Feb 1986

Page(s): 50 -51

[\[Abstract\]](#) [\[PDF Full-Text \(728 KB\)\]](#) **IEEE CNF****2 MIPS-X: a 20-MIPS peak, 32-bit microprocessor with on-chip cache***Horowitz, M.; Chow, P.; Stark, D.; Simoni, R.T.; Salz, A.; Przybylski, S.; Hennessy, J.; Gulak, G.; Agarwal, A.; Acken, J.M.;*

Solid-State Circuits, IEEE Journal of, Volume: 22 Issue: 5, Oct 1987

Page(s): 790 -799

[\[Abstract\]](#) [\[PDF Full-Text \(1856 KB\)\]](#) **IEEE JNL****3 CRISP: a pipelined 32-bit microprocessor with 13-kbit of cache memory***Berenbaum, A.D.; Colbry, B.W.; Ditzel, D.R.; Freeman, R.D.; McLellan, H.R.; O'Connor, K.J.; Shoji, M.;*

Solid-State Circuits, IEEE Journal of, Volume: 22 Issue: 5, Oct 1987

Page(s): 776 -782

[\[Abstract\]](#) [\[PDF Full-Text \(1288 KB\)\]](#) **IEEE JNL****4 A testing methodology for new-generation specialty memory devices***Koo, K.; Ramseyer, S.; Tejeda, A.;*

Test Conference, 1989. Proceedings. 'Meeting the Tests of Time', International, 29-31 Aug. 1989

Page(s): 452 -460

[\[Abstract\]](#) [\[PDF Full-Text \(480 KB\)\]](#) **IEEE CNF**

5 Issues in the implementation of the i486 cache and bus

Grochowski, E.; Shoemaker, K.;

Computer Design: VLSI in Computers and Processors, 1989. ICCD '89.

Proceedings., 1989 IEEE International Conference on , 2-4 Oct. 1989

Page(s): 193 -198

[\[Abstract\]](#) [\[PDF Full-Text \(428 KB\)\]](#) **IEEE CNF**

6 High performance circuits for the i486 processor

Miller, J.; Roberts, B.; Madland, P.;

Computer Design: VLSI in Computers and Processors, 1989. ICCD '89.

Proceedings., 1989 IEEE International Conference on , 2-4 Oct. 1989

Page(s): 188 -192

[\[Abstract\]](#) [\[PDF Full-Text \(304 KB\)\]](#) **IEEE CNF**

7 SPARC implementations: ASIC vs. custom design

Namjoo, M.;

System Sciences, 1989. Vol.I: Architecture Track, Proceedings of the

Twenty-Second Annual Hawaii International Conference on , Volume: 1 , 3-6 Jan.

1989

Page(s): 19 -22 vol.1

[\[Abstract\]](#) [\[PDF Full-Text \(312 KB\)\]](#) **IEEE CNF**

8 A 30 MIPS VLSI CPU

Boschma, B.D.; Burns, D.M.; Chin, R.; Fiduccia, N.S.; Hu, C.; Reed, M.J.; Rueth, T.I.; Schumacher, F.X.; Shen, V.;

Solid-State Circuits Conference, 1989. Digest of Technical Papers. 36th ISSCC.,

1989 IEEE International , 15-17 Feb. 1989

Page(s): 82 -83, 299

[\[Abstract\]](#) [\[PDF Full-Text \(604 KB\)\]](#) **IEEE CNF**

9 CMOS implementation of a 32 b computer

Allmon, R.L.; Bowhill, W.J.; Benschnieder, B.J.; Brown, J.F.; Cooper, E.M.;

Durdan, W.H.; Fisher, A.; Gavrielov, M.N.; Gronowski, P.E.; Grundmann, W.J.;

Herrick, W.V.; Kravitz, D.; Madden, L.C.; Maheshwari, V.K.; Marcello, R.C.; Mills, G.G.; Mittal, M.; P

Solid-State Circuits Conference, 1989. Digest of Technical Papers. 36th ISSCC.,

1989 IEEE International , 15-17 Feb. 1989

Page(s): 80 -81, 297-298

[\[Abstract\]](#) [\[PDF Full-Text \(1080 KB\)\]](#) **IEEE CNF**

10 Achieving supercomputer performance in a low pain environment*Egan, M.;*

Compon Spring '90. 'Intellectual Leverage'. Digest of Papers. Thirty-Fifth IEEE Computer Society International Conference. , 26 Feb.-2 March 1990

Page(s): 205 -207

[\[Abstract\]](#) [\[PDF Full-Text \(160 KB\)\]](#) **IEEE CNF****11 The Gmicro/300 32-bit microprocessor***Kitahara, T.; Satoh, T.;*

Micro, IEEE , Volume: 10 Issue: 3 , June 1990

Page(s): 68 -75

[\[Abstract\]](#) [\[PDF Full-Text \(838 KB\)\]](#) **IEEE JNL****12 A 9-ns HIT-delay 32-kbyte cache macro for high-speed RISC***Nogami, K.; Sakurai, T.; Sawada, K.; Sakaue, K.; Miyazawa, Y.; Tanaka, S.; Hiruta, Y.; Katoh, K.; Takayanagi, T.; Shirotori, T.; Itoh, Y.; Uchida, M.; Iizuka, T.;*

Solid-State Circuits, IEEE Journal of , Volume: 25 Issue: 1 , Feb. 1990

Page(s): 100 -108

[\[Abstract\]](#) [\[PDF Full-Text \(736 KB\)\]](#) **IEEE JNL****13 The i486 CPU: executing instructions in one clock cycle***Crawford, J.H.;*

Micro, IEEE , Volume: 10 Issue: 1 , Feb. 1990

Page(s): 27 -36

[\[Abstract\]](#) [\[PDF Full-Text \(848 KB\)\]](#) **IEEE JNL****14 The approach to multiple instruction execution in the GMICRO/400 processor***Yoshida, T.; Matsuo, M.; Iwata, S.;*

TRON Project Symposium, 1991. Proceedings., Eighth , 21-27 Nov. 1991

Page(s): 185 -195

[\[Abstract\]](#) [\[PDF Full-Text \(764 KB\)\]](#) **IEEE CNF****15 A two-chip CMOS 64 b mainframe processor chipset***Yamagishi, M.; Koide, K.; Ishiyama, A.; Yamagiwa, A.; Hayashi, T.; Satou, Y.;* Custom Integrated Circuits Conference, 1991., Proceedings of the IEEE 1991 , 12-15 May 1991

Page(s): 15.4/1 -15.4/4

[\[Abstract\]](#) [\[PDF Full-Text \(344 KB\)\]](#) **IEEE CNF**

16 IBM single chip RISC processor (RSC)

Moore, C.R.; Balser, D.M.; Muhich, J.S.; East, R.E.;

Computer Design: VLSI in Computers and Processors, 1992. ICCD '92.

Proceedings., IEEE 1992 International Conference on , 11-14 Oct. 1992

Page(s): 200 -204

[\[Abstract\]](#) [\[PDF Full-Text \(420 KB\)\]](#) **IEEE CNF**

17 A 200 MHz 64 b dual-issue CMOS microprocessor

Dobberpuhl, D.; Witek, R.; Allmon, R.; Anglin, R.; Britton, S.; Chao, L.; Conrad, R.; Dever, D.; Gieseke, B.; Hoepfner, G.; Kowaleski, J.; Kuchler, K.; Ladd, M.; Leary, M.; Madden, L.; McLellan, E.; Meyer, D.; Montanaro, J.; Priore, D.; Rajagopalan, V.; S

Solid-State Circuits Conference, 1992. Digest of Technical Papers. 39th ISSCC, 1992 IEEE International , 19-21 Feb. 1992

Page(s): 106 -107, 256

[\[Abstract\]](#) [\[PDF Full-Text \(248 KB\)\]](#) **IEEE CNF**

18 A three-million-transistor microprocessor

Abu-Nofal, F.; Avra, R.; Bhabuthmal, K.; Bhamidipaty, R.; Blanck, G.; Charnas, A.; DelVecchio, P.; Grass, J.; Grinberg, J.; Hayes, N.; Haber, G.; Hunt, J.; Kizhepat, G.; Malamy, A.; Marston, A.; Mehta, K.; Nanda, S.; Van Nguyen, H.; Patel, R.; Ray, A.; Re

Solid-State Circuits Conference, 1992. Digest of Technical Papers. 39th ISSCC, 1992 IEEE International , 19-21 Feb. 1992

Page(s): 108 -109, 257

[\[Abstract\]](#) [\[PDF Full-Text \(272 KB\)\]](#) **IEEE CNF**

19 A second-level cache controller for a super-scalar SPARC processor

Chang, J.-H.; Anand, R.K.; Berg, C.; Cruz-Rios, J.; Joshi, B.; Krishnamurthy, A.; Nettleton, N.; Nguyen, S.; Tucker, C.; Wang, C.; Wong, M.;

Compcon Spring '92. Thirty-Seventh IEEE Computer Society International Conference, Digest of Papers. , 24-28 Feb. 1992

Page(s): 142 -151

[\[Abstract\]](#) [\[PDF Full-Text \(716 KB\)\]](#) **IEEE CNF**

20 Pseudo vector processor based on register-windowed superscalar pipeline

Nakazawa, K.; Nakamura, H.; Imori, H.; Kawabe, S.;

Supercomputing '92. Proceedings , 16-20 Nov. 1992

Page(s): 642 -651

[\[Abstract\]](#) [\[PDF Full-Text \(956 KB\)\]](#) **IEEE CNF**

21 VIPER: A 25-MHz, 100-MIPS peak VLIW microprocessor

Gray, J.; Naylor, A.; Abnous, A.; Bagherzadeh, N.;

Custom Integrated Circuits Conference, 1993., Proceedings of the IEEE 1993 , 9-12 May 1993

Page(s): 4.1.1 -4.1.5

[\[Abstract\]](#) [\[PDF Full-Text \(536 KB\)\]](#) **IEEE CNF**

22 A high performance/low power 16 K-byte 4-way set associative integrated cache macro

Nguyen, K.Y.; Flaker, R.; Roberts, A.; Holman, T.; Benson, R.; Lavalette, D.; Robillard, M.; Nietupski, D.; Davis, A.;

Custom Integrated Circuits Conference, 1993., Proceedings of the IEEE 1993 , 9-12 May 1993

Page(s): 25.2.1 -25.2.4

[\[Abstract\]](#) [\[PDF Full-Text \(328 KB\)\]](#) **IEEE CNF**

23 A 300 MHz 115 W 32 b bipolar ECL microprocessor with on-chip caches

Jouppi, N.P.; Boyle, P.; Dion, J.; Doherty, M.J.; Eustace, A.; Haddad, R.; Mayo, R.; Menon, S.; Monier, L.; Stark, D.; Turrini, S.; Yang, L.;

Solid-State Circuits Conference, 1993. Digest of Technical Papers. 40th ISSCC., 1993 IEEE International , 24-26 Feb. 1993

Page(s): 84 -85, 266

[\[Abstract\]](#) [\[PDF Full-Text \(540 KB\)\]](#) **IEEE CNF**

24 VIPER: a VLIW integer microprocessor

Gray, J.; Naylor, A.; Abnous, A.; Bagherzadeh, N.;

Solid-State Circuits, IEEE Journal of , Volume: 28 Issue: 12 , Dec. 1993

Page(s): 1377 -1382

[\[Abstract\]](#) [\[PDF Full-Text \(564 KB\)\]](#) **IEEE JNL**

25 The Power PC 601 microprocessor

Becker, M.C.; Allen, M.S.; Moore, C.R.; Muhich, J.S.; Tuttle, D.P.;

Micro, IEEE , Volume: 13 Issue: 5 , Oct. 1993

Page(s): 54 -68

[\[Abstract\]](#) [\[PDF Full-Text \(1408 KB\)\]](#) **IEEE JNL**

26 How does processor MHZ relate to end-user performance? I. Pipelines and functional units

White, S.W.; Hester, P.D.; Kemp, J.W.; McWilliams, G.J.;

Micro, IEEE , Volume: 13 Issue: 4 , Aug. 1993

Page(s): 8 -16

[\[Abstract\]](#) [\[PDF Full-Text \(924 KB\)\]](#) **IEEE JNL**

27 A 1.71-million transistor CMOS CPU chip with a testable cache architecture

Saito, Y.; Shimazu, Y.; Shimizu, T.; Shirai, K.; Fujioka, I.; Nishiwaki, Y.; Hinata, J.; Shimotsuma, Y.; Sakao, M.;

Solid-State Circuits, IEEE Journal of , Volume: 28 Issue: 11 , Nov. 1993

Page(s): 1071 -1077

[\[Abstract\]](#) [\[PDF Full-Text \(648 KB\)\]](#) **IEEE JNL**

28 AS/400 64-bit powerPC-compatible processor implementation

Borkenhagen, J.M.; Handlogten, G.H.; Irish, J.D.; Levenstein, S.B.;

Computer Design: VLSI in Computers and Processors, 1994. ICCD '94.

Proceedings., IEEE International Conference on , 10-12 Oct. 1994

Page(s): 192 -196

[\[Abstract\]](#) [\[PDF Full-Text \(408 KB\)\]](#) **IEEE CNF**

29 The PowerPC 603 microprocessor: a high performance, low power, superscalar RISC microprocessor

Burgess, B.; Alexander, M.; Ying-Wai Ho; Litch, S.P.; Mallick, S.; Ogden, D.; Sung-Ho Park; Slaton, J.;

Compcon Spring '94, Digest of Papers. , 28 Feb.-4 March 1994

Page(s): 300 -306

[\[Abstract\]](#) [\[PDF Full-Text \(600 KB\)\]](#) **IEEE CNF**

30 A delay line loop for frequency synthesis of de-skewed clock

Waizman, A.;

Solid-State Circuits Conference, 1994. Digest of Technical Papers. 41st ISSCC., 1994 IEEE International , 16-18 Feb. 1994

Page(s): 298 -299

[\[Abstract\]](#) [\[PDF Full-Text \(236 KB\)\]](#) **IEEE CNF**

31 A 300 MIPS, 300 MFLOPS four-issue CMOS superscalar microprocessor

Ikumi, N.; Tanaka, S.; Sawada, K.; Nagamatsu, M.; Kondo, Y.; Takayanagi, T.; Minagawa, K.; Akiba, H.; Miyamoto, K.; Hiruta, Y.; Hsu, P.; Rodman, P.; Bratt, J.; Man Kit Tang; Nofal, M.; Joshi, C.; Scanlon, J.;

Solid-State Circuits Conference, 1994. Digest of Technical Papers. 41st ISSCC., 1994 IEEE International , 16-18 Feb. 1994

Page(s): 204 -205

[\[Abstract\]](#) [\[PDF Full-Text \(216 KB\)\]](#) **IEEE CNF**

32 Design evaluation of pipelined processors using finite state machine analysis with Markov chains

Unwala, I. H.; Cragon, H. G.;

Economics of Design, Test, and Manufacturing, 1994. Proceedings., Third International Conference on the , 16-17 May 1994

Page(s): 147

[\[Abstract\]](#) [\[PDF Full-Text \(400 KB\)\]](#) **IEEE CNF**

33 Designing the TFP microprocessor

Hsu, P.Y.-T.;

Micro, IEEE , Volume: 14 Issue: 2 , April 1994

Page(s): 23 -33

[\[Abstract\]](#) [\[PDF Full-Text \(964 KB\)\]](#) **IEEE JNL**

34 A 110-MHz/1-Mb synchronous TagRAM

Unekawa, Y.; Kobayashi, T.; Shirotori, T.; Fujimoto, Y.; Shimazawa, T.; Nogami, K.; Nakao, T.; Sawada, K.; Matsui, M.; Sakurai, T.; Man Kit Tang; Huffman, W.A.;

Solid-State Circuits, IEEE Journal of , Volume: 29 Issue: 4 , April 1994

Page(s): 403 -410

[\[Abstract\]](#) [\[PDF Full-Text \(692 KB\)\]](#) **IEEE JNL**

35 Partial address directory for cache access

Lishing Liu;

Very Large Scale Integration (VLSI) Systems, IEEE Transactions on , Volume: 2

Issue: 2 , June 1994

Page(s): 226 -240

[\[Abstract\]](#) [\[PDF Full-Text \(1356 KB\)\]](#) **IEEE JNL**

36 A 2.2 W, 80 MHz superscalar RISC microprocessor

Gerosa, G.; Gary, S.; Dietz, C.; Dac Pham; Hoover, K.; Alvarez, J.; Sanchez, H.; Ippolito, P.; Tai Ngo; Litch, S.; Eno, J.; Golab, J.; Vanderschaaf, N.; Kahle, J.;

Solid-State Circuits, IEEE Journal of , Volume: 29 Issue: 12 , Dec. 1994

Page(s): 1440 -1454

[\[Abstract\]](#) [\[PDF Full-Text \(1276 KB\)\]](#) **IEEE JNL**

37 A 1.2 W 66 MHz superscalar RISC microprocessor for set-tops, video games, and PDAs

Dac Pham; Kahle, J.; Ogden, D.; Putrino, M.; Tai Ngo; Hoover, K.; Cang Tran; Sweet, M.; Hung Hua; Quan Nguyen; Mallick, S.; Eisen, L.; Loper, A.; Chitturi, R.; Lyon, T.; Ho, B.; Patel, R.; Cheesebrough, E.; Kuttanna, B.; Piejko, A.;

Solid-State Circuits Conference, 1995. Digest of Technical Papers. 42nd ISSCC, 1995 IEEE International , 15-17 Feb. 1995

Page(s): 180 -181, 362

[\[Abstract\]](#) [\[PDF Full-Text \(868 KB\)\]](#) **IEEE CNF**

38 Advanced performance features of the 64-bit PA-8000

Hunt, D.;

Compcon '95.'Technologies for the Information Superhighway', Digest of Papers.
, 5-9 March 1995

Page(s): 123 -128

[\[Abstract\]](#) [\[PDF Full-Text \(644 KB\)\]](#) **IEEE CNF**

39 A new PowerPC microprocessor for low power computing systems

Ogden, D.; Kuttanna, B.; Loper, A.J.; Mallick, S.; Putrino, M.;

Compcon '95.'Technologies for the Information Superhighway', Digest of Papers.
, 5-9 March 1995

Page(s): 281 -284

[\[Abstract\]](#) [\[PDF Full-Text \(352 KB\)\]](#) **IEEE CNF**

40 Interrupt-based hardware support for profiling memory system performance

Goldberg, A.; Trotter, J.;

Computer Design: VLSI in Computers and Processors, 1995. ICCD '95.
Proceedings., 1995 IEEE International Conference on , 2-4 Oct. 1995

Page(s): 518 -523

[\[Abstract\]](#) [\[PDF Full-Text \(612 KB\)\]](#) **IEEE CNF**

41 Pollution control caching

Walsh, S.J.; Board, J.A.;

Computer Design: VLSI in Computers and Processors, 1995. ICCD '95.
Proceedings., 1995 IEEE International Conference on , 2-4 Oct. 1995

Page(s): 300 -306

[\[Abstract\]](#) [\[PDF Full-Text \(552 KB\)\]](#) **IEEE CNF**

42 Architectural and multiprocessor design verification of the PowerPC 604 data cache

Cai, G.Z.N.;

Computers and Communications, 1995. Conference Proceedings of the 1995 IEEE
Fourteenth Annual International Phoenix Conference on , 28-31 March 1995

Page(s): 383 -388

[\[Abstract\]](#) [\[PDF Full-Text \(500 KB\)\]](#) **IEEE CNF**

43 DASC cache

Seznec, A.;

High-Performance Computer Architecture, 1995. Proceedings. First IEEE

Symposium on , 22-25 Jan. 1995
Page(s): 134 -143

[\[Abstract\]](#) [\[PDF Full-Text \(640 KB\)\]](#) **IEEE CNF**

44 A 2.6-ns wave-pipelined CMOS SRAM with dual-sensing-latch circuits
Tachibana, S.; Higuchi, H.; Takasugi, K.; Sasaki, K.; Yamanaka, T.; Nakagome, Y.;
Solid-State Circuits, IEEE Journal of , Volume: 30 Issue: 4 , April 1995
Page(s): 487 -490

[\[Abstract\]](#) [\[PDF Full-Text \(376 KB\)\]](#) **IEEE JNL**

45 A 64-b microprocessor with multimedia support
Lev, L.A.; Charnas, A.; Tremblay, M.; Dalal, A.R.; Frederick, B.A.; Srivatsa, C.R.; Greenhill, D.; Wendell, D.L.; Duy Dinh Pham; Anderson, E.; Hingarh, H.I.; Razzack, I.; Kaku, J.M.; Shin, K.; Levitt, M.E.; Allen, M.; Ferolito, P.A.; Bartolotti, R.I.; Yu,
Solid-State Circuits, IEEE Journal of , Volume: 30 Issue: 11 , Nov. 1995
Page(s): 1227 -1238

[\[Abstract\]](#) [\[PDF Full-Text \(1668 KB\)\]](#) **IEEE JNL**

46 Tango: a hardware-based data prefetching technique for superscalar processors
Pinter, S.S.; Yoaz, A.;
Microarchitecture, 1996. MICRO-29. Proceedings of the 29th Annual IEEE/ACM International Symposium on , 2-4 Dec. 1996
Page(s): 214 -225

[\[Abstract\]](#) [\[PDF Full-Text \(1152 KB\)\]](#) **IEEE CNF**

47 ePASS-a software-based POWER simulator
Goldstein, A.; Weiss, S.;
Computer Systems and Software Engineering, 1996., Proceedings of the Seventh Israeli Conference on , 12-13 June 1996
Page(s): 46 -54

[\[Abstract\]](#) [\[PDF Full-Text \(780 KB\)\]](#) **IEEE CNF**

48 A 2 ns access, 500 MHz 288 Kb SRAM macro
Pelella, A.R.; Pong-Fei Lu; Chan, Y.H.; Huott, W.V.; Bakhr, U.; Kowalczyk, S.; Patel, P.; Rawlins, J.; Wu, P.T.;
VLSI Circuits, 1996. Digest of Technical Papers., 1996 Symposium on , 13-15 June 1996
Page(s): 128 -129

[\[Abstract\]](#) [\[PDF Full-Text \(236 KB\)\]](#) **IEEE CNF**

49 **Synchronous DRAM evolutionary changes bring cost/performance advantages in memory systems**

Cosoroaba, A.B.;

Compton '96. 'Technologies for the Information Superhighway' Digest of Papers , 25-28 Feb. 1996

Page(s): 360 -364

[\[Abstract\]](#) [\[PDF Full-Text \(292 KB\)\]](#) **IEEE CNF**

50 **A236 parallel DSP chip provides real-time video processing economically and efficiently**

Morton, S.G.;

ELECTRO '96. Professional Program. Proceedings. , 30 April-2 May 1996

Page(s): 261 -268

[\[Abstract\]](#) [\[PDF Full-Text \(628 KB\)\]](#) **IEEE CNF**

1 2 3 [\[Next\]](#)

[Home](#) | [Log-out](#) | [Journals](#) | [Conference Proceedings](#) | [Standards](#) | [Search by Author](#) | [Basic Search](#) | [Advanced Search](#)
[Join IEEE](#) | [Web Account](#) | [New this week](#) | [OPAC Linking Information](#) | [Your Feedback](#) | [Technical Support](#) | [Email Alerting](#)
[No Robots Please](#) | [Release Notes](#) | [IEEE Online Publications](#) | [Help](#) | [FAQ](#) | [Terms](#) | [Back to Top](#)

Copyright © 2003 IEEE — All rights reserved

Welcome to IEEE Xplore®

- ☐ Home
- ☐ What Can I Access?
- ☐ Log-out

Tables of Contents

- ☐ Journals & Magazines
- ☐ Conference Proceedings
- ☐ Standards

Search

- ☐ By Author
- ☐ Basic
- ☐ Advanced

Member Services

- ☐ Join IEEE
- ☐ Establish IEEE Web Account
- ☐ Access the IEEE Member Digital Library

 [Print Format](#)Your search matched **93** of **945031** documents.A maximum of **93** results are displayed, **15** to a page, sorted by **Relevance** in **descending** order.

You may refine your search by editing the current search expression or entering a new one in the text box.

Then click **Search Again**.**Results:**Journal or Magazine = **JNL** Conference = **CNF** Standard = **STD****1 Optimal table lookup schemes for VLSI implementation of input/output conversions and other residue number operations***Parhami, B.; Hung, C.Y.;*

VLSI Signal Processing, VII, 1994., [Workshop on] , 26-28 Oct. 1994

Page(s): 470 -481

[\[Abstract\]](#) [\[PDF Full-Text \(588 KB\)\]](#) **IEEE CNF****2 Optimization of real-time VLSI architectures for distributed arithmetic-based algorithms: application to HDTV filters***Nourji, K.; Demassieux, N.;*

Circuits and Systems, 1994. ISCAS '94., 1994 IEEE International Symposium on , Volume: 4 , 30 May-2 June 1994

Page(s): 223 -226 vol.4

[\[Abstract\]](#) [\[PDF Full-Text \(344 KB\)\]](#) **IEEE CNF****3 A programmable application-specific VLSI architecture for speech recognition***Jia-Ching Wang; Jhing-Fa Wang; An-Nan Suen; Yu-Sheng Weng;*

Electronics, Circuits and Systems, 2001. ICECS 2001. The 8th IEEE International Conference on , Volume: 1 , 2-5 Sept. 2001

Page(s): 477 -480 vol.1

[\[Abstract\]](#) [\[PDF Full-Text \(304 KB\)\]](#) **IEEE CNF****4 Optimal VLSI architecture for distributed arithmetic-based**

algorithms

Nourji, K.; Demassieux, N.;

Acoustics, Speech, and Signal Processing, 1994. ICASSP-94., 1994

IEEE International Conference on , Volume: ii , 19-22 April 1994

Page(s): II/509 -II/512 vol.2

[\[Abstract\]](#) [\[PDF Full-Text \(328 KB\)\]](#) **IEEE CNF**

5 New bit-serial VLSI implementation of RNS FIR digital filters

Chin-Liang Wang;

Circuits and Systems II: Analog and Digital Signal Processing, IEEE

Transactions on , Volume: 41 Issue: 11 , Nov. 1994

Page(s): 768 -772

[\[Abstract\]](#) [\[PDF Full-Text \(444 KB\)\]](#) **IEEE JNL**

6 A fast method for MOS model evaluation in VLSI simulation with controllable error

Cheng, C.W.; Li, C.K.;

Circuits and Systems, 1991. Conference Proceedings; China., 1991

International Conference on , 16-17 June 1991

Page(s): 200 -203 vol.1

[\[Abstract\]](#) [\[PDF Full-Text \(224 KB\)\]](#) **IEEE CNF**

7 GaAs VLSI implementation of a 2.5 Gb/s ATM label translator

Moussa, I.; Lassen, P.S.;

Gallium Arsenide Integrated Circuit (GaAs IC) Symposium, 1996.

Technical Digest 1996., 18th Annual , 3-6 Nov. 1996

Page(s): 69 -72

[\[Abstract\]](#) [\[PDF Full-Text \(520 KB\)\]](#) **IEEE CNF**

8 VLSI implementation of modulo multiplication using carry free addition

Sarkar, P.; Roy, B.K.; Choudhury, P.P.;

VLSI Design, 1997. Proceedings., Tenth International Conference on ,

4-7 Jan. 1997

Page(s): 457 -460

[\[Abstract\]](#) [\[PDF Full-Text \(400 KB\)\]](#) **IEEE CNF**

9 Synthesis of nonlinear control of switching topologies of

buck-boost converter using fuzzy logic*Asumadu, J.A.; Jagannathan, V.;*

Instrumentation and Measurement Technology Conference, 2000.

IMTC 2000. Proceedings of the 17th IEEE , Volume: 1 , 1-4 May 2000

Page(s): 169 -173 vol.1

[\[Abstract\]](#) [\[PDF Full-Text \(292 KB\)\]](#) **IEEE CNF****10 Putting routing tables in silicon***Pei, T.-B.; Zukowski, C.;*

Network, IEEE , Volume: 6 Issue: 1 , Jan. 1992

Page(s): 42 -50

[\[Abstract\]](#) [\[PDF Full-Text \(1384 KB\)\]](#) **IEEE JNL****11 VLSI implementation of routing tables: tries and CAMs***Pei, T.-B.; Zukowski, C.;*

INFOCOM '91. Proceedings. Tenth Annual Joint Conference of the IEEE Computer and Communications Societies. Networking in the 90s. IEEE , 7-11 April 1991

Page(s): 515 -524 vol.2

[\[Abstract\]](#) [\[PDF Full-Text \(764 KB\)\]](#) **IEEE CNF****12 A VLSI neural network design approach using a priori knowledge***Zhang, D.; Elmasry, M.;*

Circuits and Systems, 1992., Proceedings of the 35th Midwest Symposium on , 9-12 Aug. 1992

Page(s): 1187 -1190 vol.2

[\[Abstract\]](#) [\[PDF Full-Text \(272 KB\)\]](#) **IEEE CNF****13 Optimal table-lookup schemes for binary-to-residue and residue-to-binary conversions***Parhami, B.;*

Signals, Systems and Computers, 1993. 1993 Conference Record of The Twenty-Seventh Asilomar Conference on , 1-3 Nov. 1993

Page(s): 812 -816 vol.1

[\[Abstract\]](#) [\[PDF Full-Text \(368 KB\)\]](#) **IEEE CNF****14 VLSI implementation of Phong shader in 3D graphics***Hyun-Chul Sin; Jin-Aeon Lee; Lee-Sup Kim;*

Circuits and Systems, 1998. ISCAS '98. Proceedings of the 1998 IEEE International Symposium on , Volume: 2 , 31 May-3 June 1998
Page(s): 417 -420 vol.2

[\[Abstract\]](#) [\[PDF Full-Text \(316 KB\)\]](#) **IEEE CNF**

15 A VLSI architecture of fast high-radix modular multiplication for RSA cryptosystem

Che-Han Wu; Ming-Der Shieh; Chien-Hsing Wu; Ming-Hwa Sheu; Jia-Lin Sheu;

Circuits and Systems, 1999. ISCAS '99. Proceedings of the 1999 IEEE International Symposium on , Volume: 1 , 30 May-2 June 1999
Page(s): 500 -503 vol.1

[\[Abstract\]](#) [\[PDF Full-Text \(348 KB\)\]](#) **IEEE CNF**

[1](#) [2](#) [3](#) [4](#) [5](#) [6](#) [7](#) [\[Next\]](#)

[Home](#) | [Log-out](#) | [Journals](#) | [Conference Proceedings](#) | [Standards](#) | [Search by Author](#) | [Basic Search](#) | [Advanced Search](#)
[Join IEEE](#) | [Web Account](#) | [New this week](#) | [OPAC Linking Information](#) | [Your Feedback](#) | [Technical Support](#) | [Email Alerting](#)
[No Robots Please](#) | [Release Notes](#) | [IEEE Online Publications](#) | [Help](#) | [FAQ](#) | [Terms](#) | [Back to Top](#)

Copyright © 2003 IEEE — All rights reserved

Welcome to IEEE Xplore®

- ☐ Home
- ☐ What Can I Access?
- ☐ Log-out

Tables of Contents

- ☐ Journals & Magazines
- ☐ Conference Proceedings
- ☐ Standards

Search

- ☐ By Author
- ☐ Basic
- ☐ Advanced

Member Services

- ☐ Join IEEE
- ☐ Establish IEEE Web Account
- ☐ Access the IEEE Member Digital Library

- 1) Enter a single keyword, phrase, or Boolean expression.
Example: acoustic imaging (means the phrase acoustic imaging plus any stem variations)
- 2) Limit your search by using search operators and field codes, if desired.

Example: optical (fiber fibre) ti

- 3) Limit the results by selecting Search Options.
- 4) Click Search. See [Search Examples](#)

(look-up* or "look up*" or lookup*) and
(size* or number*) and table* and (vlsi or verilog)

Note: This function returns plural and suffixed forms of the keyword(s).

Search operators: [More](#)

Field codes: au (author), ti (title), ab (abstract), jn (publication name), de (index term) [More](#)

Search Options:**Select publication types:**

- ☒ IEEE Journals
- ☒ IEE Journals
- ☒ IEEE Conference proceedings
- ☒ IEE Conference proceedings
- ☒ IEEE Standards

Select years to search:

From year: to

Organize search results by:

Sort by:

In: order

List Results per page

[IEEE HOME](#) | [SEARCH IEEE](#) | [SHOP](#) | [WEB ACCOUNT](#) | [CONTACT IEEE](#)[Membership](#) | [Publications/Services](#) | [Standards](#) | [Conferences](#) | [Careers/Jobs](#)**IEEE Xplore®**
RELEASE 1.4[Help](#) | [FAQ](#) | [Terms](#) | [IEEE Peer Review](#)[Quick Links](#)[» Advanced Search](#)**Welcome to IEEE Xplore®**

- ☐ [Home](#)
- ☐ [What Can I Access?](#)
- ☐ [Log-out](#)

Tables of Contents

- ☐ [Journals & Magazines](#)
- ☐ [Conference Proceedings](#)
- ☐ [Standards](#)

Search

- ☐ [By Author](#)
- ☐ [Basic](#)
- ☐ [Advanced](#)

Member Services

- ☐ [Join IEEE](#)
- ☐ [Establish IEEE Web Account](#)
- ☐ [Access the IEEE Member Digital Library](#)

- 1) Enter a single keyword, phrase, or Boolean expression.
Example: acoustic imaging (means the phrase acoustic imaging plus any stem variations)
- 2) Limit your search by using search operators and field codes, if desired.
Example: optical <and> (fiber <or> fibre) <in> ti
- 3) Limit the results by selecting Search Options.
- 4) Click Search. See [Search Examples](#)

(look-up* or "look up*" or
lookup*) and (size* or number*) and
table*

[Start Search](#)[Clear](#)

Note: This function returns plural and suffixed forms of the keyword(s).

Search operators: <and> <or> <not> <in> [More](#)

Field codes: au (author), ti (title), ab (abstract), jn (publication name), de (index term) [More](#)

Search Options:**Select publication types:**

- ☒ IEEE Journals
- ☒ IEE Journals
- ☒ IEEE Conference proceedings
- ☒ IEE Conference proceedings
- ☒ IEEE Standards

Select years to search:

From year: to

Organize search results by:

Sort by:
In: order
List Results per page

[Home](#) | [Log-out](#) | [Journals](#) | [Conference Proceedings](#) | [Standards](#) | [Search by Author](#) | [Basic Search](#) | [Advanced Search](#)
[Join IEEE](#) | [Web Account](#) | [New this week](#) | [OPAC Linking Information](#) | [Your Feedback](#) | [Technical Support](#) | [Email Alerting](#) | [No Robots Please](#) |
[Release Notes](#) | [IEEE Online Publications](#) | [Help](#) | [FAQ](#) | [Terms](#) | [Back to Top](#)

Copyright © 2003 IEEE — All rights reserved

A look-up table VLSI design methodology for RNS structures used in DSP applications

Bayoumi, M. Jullien, G. Miller, W.

This paper appears in: **Circuits and Systems, IEEE Transactions on**

On page(s): 604- 616

Volume: 34, Issue: 6, Jun 1987

ISSN: 0098-4094

Abstract:

In current high-speed digital signal-processing (DSP) architectures, the Residue Number System (RNS) has an important role to play. RNS implementations have a highly modular structure, and are not dependent upon large binary arithmetic elements. RNS implementations become more attractive when combined with the advantages offered by VLSI fabrication technology. In this paper, a novel design methodology has been developed for RNS structures, based on using look-up tables, which takes into consideration the unique features and requirements of RNS. The paper discusses the following three phases: 1) developing a look-up table layout model, which is used to derive relationships between the size of each modulus and both chip area and time; this model supports all types of moduli; 2) selecting the most efficient layout according to the design requirements; the procedure allows the designer to control the area, time, or the configuration of the memory module required for implementing a modulo look-up table; 3) proposing a set of multi-look-up table modules, to be used as building block units for implementing digital signal-processing architectures. The paper uses two examples to -illustrate the use of the modules in phase 3).

Index Terms:

DSP Digital signal processing (DSP) Residue arithmetic Signal processing VLSI
Very large-scale integration (VLSI)

Documents that cite this document

Select link to view other documents in the database that cite this one.

Putting routing tables in silicon

Pei, T.-B. Zukowski, C.

Dept. of Electr. Eng., Columbia Univ., New York, NY;

*This paper appears in: **Network, IEEE***

On page(s): 42-50

Volume: 6, Issue: 1, Jan 1992

ISSN: 0890-8044

References Cited: 17

CODEN: IENEET

INSPEC Accession Number: 4119305

Abstract:

Moving routing tables from RAM to custom or semicustom VLSI can lower cost and boost performance. The routing table problem is presented by discussing the available architectures and how they are related. It is shown that simple table lookup is just a special case of the standard trie structure and that the use of partitioning combined with the trie structure provides a continuum that can lead to a CAM implementation at one extreme. The high-level tradeoffs in the choice of various parameters for the trie are estimated. A careful choice of word size can balance the requirements for speed with the costs of area. Also considered are the costs and benefits of splitting the table into a number of tries, which are searched simultaneously. VLSI implementations are outlined, and the costs are compared. General CAM structures are not needed for the routing table application, and custom CAMs can be very efficient. Tries, however, can be competitive in many cases, due to the resources available for building conventional memories

Index Terms:

VLSI silicon switching networks table lookup telecommunication networks CAM RAM Si communication networks costs custom VLSI memories partitioning routing tables semicustom VLSI table lookup trie structure word size

Documents that cite this document

Select link to view other documents in the database that cite this one.

Optimal table lookup schemes for VLSI implementation of input/output conversions and other residue number operations

Parhami, B. Hung, C.Y.

Dept. of Electr. & Comput. Eng., California Univ., Santa Barbara, CA;

*This paper appears in: **VLSI Signal Processing, VII, 1994., [Workshop on]***

10/26/1994 - 10/28/1994, 1994

Location: La Jolla, CA, USA

On page(s): 470-481

1994

References Cited: 9

Number of Pages: xii+511

INSPEC Accession Number: 5111885

Abstract:

Residue number representation has become a viable alternative for fast, area-efficient VLSI realization of high-performance signal processing hardware. Wider applicability and improved cost/performance of residue-based VLSI implementations of signal processing algorithms are critically dependent on efficient realization of I/O data conversions and several other support functions that are treated in this paper. Alternate table-lookup schemes for conversion of binary to residue numbers, and vice versa, are presented. Input widths of lookup tables can be changed freely through a repartitioning scheme to provide tradeoffs between table size (area) and computation speed. Improved variants of VLSI-based pipelined binary-to-residue converters are derived along with balanced, highly regular, pipelined architectures for residue-to-binary conversion in VLSI. The input repartitioning method is shown to be applicable to other important residue number system operations, including sign detection, mixed-radix conversion, and base extension

Index Terms:

I/O data conversions VLSI area-efficient VLSI realization base extension computation speed high-performance signal processing hardware input repartitioning method input/output conversions mixed-radix conversion parallel architectures pipeline processing pipelined architectures pipelined binary-to-residue converters repartitioning scheme residue number operations residue number systems residue-based VLSI implementations residue-to-binary conversion sign detection signal processing support functions table lookup table lookup schemes table size I/O data conversions VLSI area-efficient VLSI realization base extension computation speed high-performance signal processing hardware input repartitioning method input/output conversions mixed-radix conversion parallel architectures pipeline processing pipelined architectures pipelined binary-to-residue converters repartitioning scheme residue number operations residue

[number systems](#) [residue-based VLSI implementations](#) [residue-to-binary conversion](#) [sign detection](#) [signal processing](#) [support functions](#) [table lookup](#) [table lookup schemes](#) [table size](#)

Documents that cite this document

[Select link to view other documents in the database that cite this one.](#)

Copyright © 2002 IEEE -- All rights reserved

FlowMap: an optimal technology mapping algorithm for delay optimization in lookup-table based FPGA designs

Cong, J. Yuzheng Ding

Dept. of Comput. Sci., California Univ., Los Angeles, CA;

This paper appears in: **Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on**

On page(s): 1-12

Volume: 13, Issue: 1, Jan 1994

ISSN: 0278-0070

References Cited: 28

CODEN: ITCSDI

INSPEC Accession Number: 4619817

Abstract:

The field programmable gate-array (FPGA) has become an important technology in VLSI ASIC designs. In the past few years, a number of heuristic algorithms have been proposed for technology mapping in lookup-table (LUT) based FPGA designs, but none of them guarantees optimal solutions for general Boolean networks and little is known about how far their solutions are away from the optimal ones. This paper presents a theoretical breakthrough which shows that the LUT-based FPGA technology mapping problem for depth minimization can be solved optimally in polynomial time. A key step in our algorithm is to compute a minimum height K-feasible cut in a network, which is solved optimally in polynomial time based on network flow computation. Our algorithm also effectively minimizes the number of LUT's by maximizing the volume of each cut and by several post-processing operations. Based on these results, we have implemented an LUT-based FPGA mapping package called FlowMap. We have tested FlowMap on a large set of benchmark examples and compared it with other LUT-based FPGA mapping algorithms for delay optimization, including Chortle-d, MIS-pga-delay, and DAG-Map. FlowMap reduces the LUT network depth by up to 7% and reduces the number of LUT's by up to 50% compared to the three previous methods.

Index Terms:

VLSI delays logic CAD logic arrays minimisation of switching nets table lookup Boolean networks FlowMap VLSI ASIC delay optimization depth minimization field programmable gate-array lookup-table based FPGA design minimum height K-feasible cut network flow computation optimal technology mapping algorithm polynomial time

Documents that cite this document

Select link to view other documents in the database that cite this one.

Copyright © 2002 IEEE -- All rights reserved

This Page Blank (uspto)

Issues in the implementation of the i486 cache and bus

Grochowski, E. Shoemaker, K.

Intel Corp., Santa Clara, CA;

This paper appears in: **Computer Design: VLSI in Computers and Processors, 1989. ICCD '89. Proceedings., 1989 IEEE International Conference on**

10/02/1989 -10/04/1989, 2-4 Oct 1989

Location: Cambridge, MA , USA

On page(s): 193-198

2-4 Oct 1989

References Cited: 3

IEEE Catalog Number: 89CH2794-6

INSPEC Accession Number: 3730535

Abstract:

To meet its performance goal of executing most instructions in a single clock, the i486 microprocessor uses a cache memory that is integrated on the silicon die as the processor. The integrated cache is capable of performing one memory read or write each clock cycle. The size and organization of the cache were selected based on available silicon area and on the results of trace-driven simulation. An external bus was devised featuring burst data transfers to quickly fill cache lines and provisions to ensure cache coherency

Index Terms:

[buffer storage](#) [microprocessor chips](#) [Intel i486 microprocessor](#) [burst data transfers](#)
[bus](#) [cache coherency](#) [i486 cache](#) [silicon die](#) [trace-driven simulation](#)

Documents that cite this document

Select link to view other documents in the database that cite this one.
